Analog IC Layout Engineer(s)

Senior Analog IC Layout Engineer

Qualification and Experience

• Minimum Bachelor degree in Electronics or an equivalent qualification
• Minimum 5 years of experience as an IC Layout Designer with strong Analog / Mixed-Signal layout skills
• Experience working on Readout Sensors related to Infrared for Space Communications
• Analog Layout design skills and capability of solving device matching issues
• Experience with Cadence layout tools is required (Virtuoso, PVS DRC & LVS, QRC Extraction)
• Ability to debug and resolve LVS / DRC errors independently
• Experience with advanced CMOS nodes is a plus
• Effective communication skills to understand circuit designers' requirements and implement the requested layout
• Possess necessary skills to complete assigned layout tasks with minimal supervision
• Understanding of layout effects on circuit performance is a plus
• Experience in the layout of ADCs and LNAs
• Team player with a critical attitude and initiative, capable of delivering high-quality work on tight schedules

#J-18808-Ljbffr